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Fig. 1. (a) Cross sectional view (not to scale) of a 4T Pinned Photodiode
(PPD) active pixel. (b) Equivalent circuit of the PPD and Transfer Gate (TG)
at Full Well conditions. Details on the device tested in this work: 256x256,
4.5 µm-pitch pixel array, PPD CIS 0.18 µm technology, Charge to Voltage
conversion Factor (CVF)≈ 70µV/e−.
Abstract—This letter presents a simple analytical model for
the evaluation of the Full Well Capacity (FWC) of Pinned
Photodiode CMOS Image Sensors depending on the operating
conditions and on the pixel parameters. While in literature and
technical documentations FWC values are generally presented as
fixed values independent of the operating conditions, this work
demonstrates that the PPD charge handling capability is strongly
dependent on the photon flux.
Index Terms—Active pixel sensors (APS), charge transfer,
CMOS Image Sensors (CIS), full well capacity, pinned photo-
diode (PPD), pinning voltage, semiconductor device modeling.
I. INTRODUCTION
IN Pinned Photodiodes (PPD) CMOS Image Sensors (CIS)(see Fig. 1(a) for a simplified cross-sectional view of a
PPD pixel) the maximum output voltage swing can either be
limited by the saturation of the readout electronics or by the
PPD Full Well Capacity (FWC). The FWC is defined as the
maximum amount of charge that can be stored on the photodi-
ode capacitance. Its evaluation and the accurate identification
of the limiting parameters are of primary importance for the
development and the optimization of these devices. Fig. 2
shows the mean output signal (Qout = Vout/CV F , where
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CVF is the Charge to Voltage Conversion Factor) as a function
of the photon fluence measured at increasing integration times
with a 4 transistors PPD CIS for two constant photons fluxes
Φph1 and Φph2. The sets of integration times (Tint) have been
chosen so that the total amount of photons Nph integrated at
each step (Nph = Φph×Tint) is the same for both curves. The
figure also shows the evolution of the output signal resulting
from the integration of the dark current (referred to as dark
signal) at increasing integration times. Due to the extremely
low dark current of the device, dark signal data have been
acquired at 40◦C. The discrepancy of the saturation level with
the value measured at room temperature is less than 5%.
As it can be observed, the FWC strongly depends on the
illumination level, with almost a factor 2 between dark and
light conditions. This striking result implies that the FWC
cannot be defined unless the photon flux Φph is specified.
This FWC dependence on the photon flux is very rarely taken
into account, even in recent studies on the FWC in PPD CIS
[1], [2]. The phenomenon has been partially addressed in [3],
where the FWC dependence on Φph is justified by means of
an analytical model based on the sub-threshold current IDS
of the transfer transistor TG. This model is fairly consistent
with experimental data when TG is depleted during integration,
however it does not represent well the behavior of the FWC
when TG is accumulated, which is a typical operating con-
dition used to reduce the dark current and increase the FWC
in some commercial products [1], [4]. This letter presents a
simple analytical model that describes the evolution of the
FWC as a function of the pixel parameters, its experimental
validation in the whole biasing range of TG during integration
(reffered to as VLOTG) and a few illustrations of the benefit
of this simple model. Starting from the previous analysis, a
new method for the estimation of the pinning voltage based
on the Full Well level at equilibrium is proposed. To keep the
model as simple as possible, substrate effects on the transistor
threshold voltage VT and the voltage dependency of the
PPD and the floating diffusion (FD) capacitances (respectively
CPPD and CFD) have been neglected. The device tested in this
work is a 256x256, 4.5 µm-pitch pixel array, manufactured in
a commercial 0.18 µm PPD CIS process, with a CVF of ≈70
µV/e−. All measurements (unless specified) have been made
at room temperature, in steady state illumination conditions
and with VLOTG = 0 V.
II. ANALYTICAL MODEL
The condition at which no more charge can be collected
by the photodiode capacitance corresponds to the point on the
2Fig. 2. Mean output signal measured for two constant photons fluxes Φph1
and Φph2 at increasing integration times. The figure also shows the evolution
of the dark signal at 40◦C (the discrepancy of the saturation level with the
value measured at room temperature is less than 5%).
diode I-V curve (Fig. 3) at which the total current is null
(open circuit condition). Fig. 1(b) shows a schematic of the
equivalent circuit of the PPD plus the reset transistor when the
FWC condition is reached. In our model we considered three
main current contributions: the photocurrent Iph = ηΦph (with
η an efficiency factor < 1), the sub-threshold current IDS of
TG, and the intrinsic forward current of the photodiode Ifw.
At FWC condition, it yields:
I ′D0e
VLOTG−VFW−VT
nvth + Isat
(
e
−VFW
vth − 1
)
= ηΦ (1)
where I ′D0 = ID0
W
L , with ID0 a technological parameter and
W and L respectively the width and the length of TG. VFW
is the PPD voltage at full well, vth is the thermal voltage, n
is the strong inversion slope factor of the transistor (which for
simplicity will be considered n = 1) and Isat is the photodiode
reverse current [5]. Generation and recombination processes
within the depletion region of the PPD have been neglected.
The Full Well Capacity QFW can be approximated as the
product of CPPD and the maximum voltage swing across the
PPD ∆VPPDsat, which, as shown in Fig. 3, can be estimated
from the PPD pinning voltage Vpin [6] and the PPD saturation
voltage VFW:
QFW = − (VFW − Vpin)× CPPD (2)
where VFW can be calculated from (1) as:
VFW = −vthln
 ηΦ + Isat
I ′D0e
VLOTG−VT
vth + Isat
 (3)
Note that even at low photon fluxes the photodiode is in the
forward region, thus VFW > 0. This implies that the maximum
voltage swing across the PPD can be larger than the pinning
voltage. The expression can be simplified for two biasing
conditions depending on whether (a) TG is accumulated (IDS
Fig. 3. Photodiode I-V characteristic (analytical model). The dotted line repre-
sents the characteristic at equilibrium (no photogeneration and no contribution
of the transistor leakage current) while the solid black and grey represent
the characteristic in light conditions with TG respectively accumulated and
depleted. The FW is reached when the total current is null, which corresponds
to the open circuit condition VFW. The maximum voltage swing across the
photodiode is ∆VPPDsat = VFW−Vpin. At equilibrium VFW = 0V , thus
∆VPPDsat = −Vpin, which means that the pinning voltage can be estimated
directly from the full well level at equilibrium.
Fig. 4. Potential diagram of the PPD, TG and FD structure illustrating the
effect of the photon flux and VLOTG potential on the PPD FWC for TG
accumulated (a) and depleted (b). FWeq represents the Equilibrium FW level
(no photo-generation and TG accumulated), FW1 is the FW level when
the sensor is illuminated (photo-generation of excess carriers) and TG is
accumulated, while FW2 is the FW level determined by the contribution
of both the photo-generated excess carriers (which depends on the photon
flux) and the transfer gate sub-threshold current.
can be neglected) or (b) TG is depleted (the potential barrier
between the PPD and the channel of TG is lowered, with
consequent contribution of the sub-threshold current IDS):
QaFW ≈
[
Vpin + vthln
(
ηΦph+Isat
Isat
)]
× CPPD (4)
QbFW ≈
[
Vpin − VLOTG + VT + vthln
(
ηΦph
I′D0
)]
×CPPD (5)
At the equilibrium (i.e. under no illumination and with TG
accumulated) the open circuit voltage VFW is null, hence the
maximum voltage swing across the photodiode directly gives
an estimate of the pinning voltage. From this simple model
we can easily infer the effects of the different parameters on
the FWC depending on the biasing conditions of the transfer
transistor. In the whole biasing range of VLOTG, QFW depends
logarithmically on the photon flux and has a linear dependence
on Vpin and CPPD. When TG is depleted VLOTG and VT
linearly affect the FWC by changing the height of the potential
barrier between the photodiode and the transfer transistor
channel, resulting in an electron flow from the PPD to the
3Fig. 5. Mean output signal measured for 3 constant integration times Tint
at increasing photon flux. Since the FW level is increased by the increasing
contribution of the photocurrent Iph = ηΦph, the curves never saturate. As
it can be observed, the behavior of the FWC is well fitted by a logarithmic
curve.
floating diffusion 1. The FWC dependence on the transistor
parameters ID0, W and L is logarithmic. To facilitate the
understanding of the model, the effect of Φph and VLOTG on
the potential distribution within the device during integration
is schematized in Fig. 4.
III. EXPERIMENTAL VALIDATION
Fig. 5 shows the mean output signal as a function of the
photon flux measured for three different integration times. As
it can be observed, the curves never truly saturate since the
FW level is continuously shifted because of the increasing
photocurrent contribution (due to the increasing photon flux).
As predicted, the FWC is well fitted by a logarithmic function.
Fig. 6 shows the FWC (corresponding to the mean output
signal (in e−) Qout determined in the saturation regime) as a
function of the biasing voltage VLOTG for two different photon
fluxes. The results are once again consistent with the model,
with a plateau when TG is accumulated and a linear drop when
TG is depleted. The crossing from one operation mode to the
other is indicated as VKneeTG, which corresponds to the point
at which the transistor leakage current is compensated by the
diode forward current.
IV. CONCLUSION
A simple analytical model of the FWC of PPD CIS has
been presented. This model is consistent with experimental
data both under equilibrium (dark) condition, non-equilibrium
(illuminated) condition and anti-blooming operating condition
(VLOTG > VKneeTG), thus it can be very useful to identify
the phenomenon limiting the FWC in a particular regime. The
effect of the off-state biasing condition of the transfer transistor
on the FWC has been shown and discussed. Note that the
dependence on VLOTG was also addressed in [1], [2], but no
1The phenomenon attributed to a feedforward mechanism in [2] is included
in the proposed model through the contribution of the TG subthreshold
current.
Fig. 6. FWC as a function of VLOTG measured for two different photon
fluxes. At VLOTG > VKneeTG the FWC drops linearly with VLOTG, while
at VLOTG < VKneeTG the FW level reaches a plateau. In both biasing
conditions the photon flux level adds an offset to the FWC. The FWC value
presented here corresponds to the mean output signal (in e−)Qout determined
in the saturation regime (i.e. the saturation plateau in Fig. 2).
analytical model was proposed to support the experimental
evidence. This letter has demonstrated that the FW level
also strongly depends on the photon flux, showing that at
classical illumination conditions the Full Well Capacity can be
increased by a factor of 2 with respect to the value observed
at equilibrium (the Equilibrium Full Well Capacity FWCeq).
This result is of primary importance for the characterization
and the design of PPD CIS, since if the illumination level is not
provided with a FWC value, large errors can be made in the
evaluation of both the FWC and the parameters determined
from the FWC. The proposed approach can be used as an
alternative method to the one presented in [7] to evaluate the
PPD pinning voltage. The FWC has been described in steady
state illumination conditions. The extension of this model to
the description of the transient behavior of the FWC (such as
the one reported in [2]) will be discussed in a future work.
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